For now, we only have full support for VHDL. There is a syntax highlighting editor for Verilog and AHDL. In the future we plan on supporting Verilog and SystemVerilog. If you like, we can keep you posted about our future Verilog release:

Name:

Email: