Many times I've made mistakes matching up port lengths in my VHDL. It would be nice since all this information statically exists for Sigasi to ensure my VHDL type checks.

Additionally, Sigasi only complains of errors in adding additional ports to entity instantiations. Omitting ports is not an error. It would certainly help me catch errors if Sigasi caught both.