Jump to content
Product
Pricing
Buy now
Free Starter Edition
Download
Sigasi HDT 1.0
Support
Download
Documentation
Support Forum
Feature Matrix
Knowledge Base
FAQ
User Manual
Workbench Tutorial
Services
University
Blogs
Sigasi HDT blog
Jan on HDL design
VHDL Blog
Eclipse Blog
About Sigasi
Contact
Route
Contact Sales
Selected customers
Team
Partnerships
Media Coverage
Press Corner
Careers
Upcoming Events
log in
Search this site
Search for
Search
Aligning VHDL Code
Posted Thu, 2010-10-21 10:25 by philippe.faes (Sigasi)
Align your VHDL code: assignments, signal declarations and much more.
Tags:
screencast-1.0
,
VHDL editor
Add new comment
Get Started
Download Sigasi 2.0
Use the
free Starter Edition
or
get an evaluation license
Visit the Support Center
Ask a support question
Recent Screencasts
Record Autocomplete
Organizing GRLIB with one project per library.
Introducing VCOM integration in Sigasi
Quick Intro to Sigasi
Declare VHDL Signal or Variable
Hierarchy View
Sigasi HDT 2.0 Technology Preview
VHDL Emacs navigation using ctags are broken
Hierarchy take generic paramters into account
Open Model Element: jump to any object in your code
VHDL 2008 in Sigasi 2.2
Templates for File Headers
Inspect the value of constants
Context sensitive templates
Edit VHDL files without setting up a project
Structured Select: select VHDL code based on its structure
Sigasi 2.0 Editing
Move or Duplicate Lines of Code
Running ModelSim on your Mac
Side-by-side Diff
Shortcuts for Settings and Commands
Wizard for New VHDL Files
Installing the Sigasi HDT Plugin in Eclipse
Project Dependencies in Sigasi HDT 2.0
VHDL Code Comprehension
Navigate through VHDL Code
Direct feedback
Rename refactoring
Block Select for Code Manipulation
Eclipse Bookmarks
Subversion Checkouts
Split Screen VHDL Editing
Evaluate VHDL Hex Values
Hover to See VHDL Comments
