Writing Finite State Machines

Write an entire case statement for your VHDL state machine with just a few key strokes. Use autocomplete (CTRL+SPACE) to generate an entire case statement. Then use CTRL+Click to jump from one state to another in the VHDL case-statement. We call this: "open matching when clause".
Update: discover more in a newer version of this screencast