End name does not match declaration name

In Verilog, if an end name is provided for a code block, it must match the declaration name.

class SomeClass;
endclass : SomeOtherClass;

class SomeClass;
endclass : SomeClass;

Sigasi offers a Quick Fix for this issue. In the above example, it would replace SomeOtherClass with SomeClass.