The main documentation on linting rules and how to configure them is available through the following links.Linting and Quick FixesVHDL LintingVerilog and SystemVerilog LintingUVM Linting Rules