Contact us Start a Trial

Released on 2021-09-17
Last modified on 2021-10-01

Sigasi Studio 4.13

We are proud to present the Sigasi Studio 4.13 release. This release contains a lot of overall improvements, a better editing experience, richer documentation and many other new and noteworthy changes for Sigasi Studio’s Verilog, VHDL and SystemVerilog support.

Improved editing experience

  • We improved the behavior of using backspace for “indentation whitespace”. If you are using spaces for indentation, backspace now removes one level of indentation instead of a single space character
  • We made it easier to put an expression between parentheses: When you select a region and press ( or [, the selected region is enclosed with the matching closing parentheses () or ])
  • We made it easier to create strings. When you select some text and press ", the selected text will be transformed into a string. This works for both regular and multi-line strings
  • Improved auto de-indentation (case statements, function signatures, intial, …)
  • Improved warning hovers: long texts are now trimmed to make sure quickfixes are always visible

Other New and Noteworthy Changes

Improved documentation generation

We enriched the Documentation Generation export with an overview of the dependencies between all project files.

If your design units contain multiple state machines, we now add them all to the documentation (instead of only the first).

For Verilog projects we now also add always blocks to the generated documentation.

We also improved the order in which classes are added to the documentation. The table of contents is now in alphabetical order.

(System)Verilog Improvements

  • Added support for Verilog files with .vp and .svp extensions
  • Open Class Hierarchy in the context menu now shows its keybinding (F4) and Open Class Hierarchy is now shown as a hyperlink when hovering over classes
  • Improved hover information for VHDL entity instantiations in Verilog code
  • Improved covergroup’s sample method support
  • Named always blocks are now shown in the Outline View and Hierarchy View
  • Faster preprocessor performance
  • Added support for config declarations
  • Better navigation support for:
    • tagged unions expressions
    • foreach loop variables that are multidimensional arrays
    • match patterns
    • disable statements

VHDL improvements

  • We added folding support for record types, generics and ports
  • Formatting support for signature filter path element (in aliases)
  • Improved formatting for assertion statements and procedures with generics
  • Added package bodies to the Dependencies View

Other Improvements

  • ALINT support has been removed in favor of ALINT-PRO
  • Support projects with spaces in its paths in the OneSpin and GHDL toolchains
  • Renamed “Altera Quartus II” to “Intel Quartus II”
  • Use secure https to download from our update site
  • Improved general user experience and error feedback on our Talkback page
  • Added decorations to the Hierarchy View’s nodes
  • SVG export can now handle extended identifiers (\VHDL___Extended____IdEnTiFiEr\, \verilog___*)
  • We improved the VUnit View. It now shows progress while the tests are running and it also shows the total run time of the tests
  • Added the functionality to create memory and performance snapshots. These (anonymized) snapshots can help the Sigasi development team analyse performance issues offline

Bug fixes

  • Fixed problem with @ symbol on the license preference page
  • Made sure color customization in the Graphics Configurations does not affect labels
  • Fixed overflow issue in state machine headers
  • Fixed user-defined autocomplete templates with Anywhere context with empty prefix
  • Fixed rare case in which pressing the graphical views’ pin button wouldn’t work
  • [VHDL] Fixed Sort associations quickfix for long association lists
  • [VHDL] Made sure to always show VHDL versions in chronological order where applicable
  • [VHDL] Fixed hover for negative exponents
  • [VHDL] Fixed incorrect error on decorators for overloaded entity tags
  • [VHDL] Fixed syntax highlighting in extended identifiers when those contain keywords
  • [Verilog] Fixed formatting for files containing incomplete macro invocations (a lonely backtick)
  • [Verilog] Fixed incorrect error when using tagged unions inside ternary conditional expressions
  • [Verilog] Made sure the Preprocessor View also works when opening previous versions of a file through version control
  • [Verilog] Fixed a rare error in verilog autocompletes
  • [Verilog] Added an icon for UDP in Open Design Unit
  • [Verilog] Fixed incorrect error for include path auto-configuration when including files from a folder
  • [Verilog] Fixed overwrite mode (hold Ctrl while selecting an entry from the context menu) for autocomplete for macros
  • [Verilog] Fixed incorrect error for parameterized range of UDP instances with delay
  • [Verilog] Fixed incorrect error for assignment patterns
  • [Verilog] Fixed incorrect warning for attributed port connections
  • [Verilog] Fixed incorrect warning for targets of disable statements
  • [Verilog] Fixed export of symbols in packages
  • [VUnit] Fixed automatic library mapping based on run.py contents

+ A lot of other issues we could fix thanks to your Talkback reports

System requirements

  • Sigasi Studio Standalone is supported on:
    • Windows: Windows 10 (64 bit) or newer
    • macOS 10.15 Catilina or newer
    • Linux: Red Hat Enterprise Linux RHEL 7.7 (64 bit) or newer
      • Sigasi Studio depends on libXss.so which can be obtained by installing libXScrnSaver
      • More information on supported OSes can be found on the Eclipse website 
  • Sigasi Studio as Plugin in your own Eclipse installation:
    • Eclipse IDE 2021-03 up to and including Eclipse IDE 2021-06
    • Java JRE 11

We recommend at least 4GB of memory available for Sigasi Studio, and you need about 300MB of free disk space.

Sigasi Studio 4.13.1 point release

On October 1 we released Sigasi Studio 4.13.1. This release fixes the following reported issues:

  • Net search often does not work
  • Using the rename dialog does not work
  • The Hierarchy View doesn’t show up for certain entities
  • Fixed Check Matching Components for components of incomplete Verilog modules
  • [VHDL] No hovers for declarations with an incomplete conditional initializer
  • [VHDL] False positive errors on scientific exponent notation
  • [VHDL] Dead state machine states are not being reported when an enum has duplicate literals
  • [Verilog] The Show Inherited Members in the Class Hierarchy View doesn’t work
  • [Verilog] Support for config constructs is incomplete

Thanks for all the bug reports and enabling Talkback.