{
    "verilog.rules.2.severity": "INFO",
    "verilog.rules.2.prefix": "DO254 DR13: ",
    "verilog.rules.2.parameters.macro_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.module_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.interface_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.package_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.parameter_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.parameter_type_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.port_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.input_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.output_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.inout_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.net_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.var_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.typedef_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.class_name": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.2.parameters.instantiation": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.21.severity": "WARNING",
    "verilog.rules.21.prefix": "DO254 DR7: ",
    "verilog.rules.22.severity": "WARNING",
    "verilog.rules.22.prefix": "DO254 DR10: ",
    "verilog.rules.22.parameters.comment_header": {
        "valid": "",
        "invalid": ".*"
    },
    "verilog.rules.47.prefix": "DO254 DR5: ",
    "verilog.rules.47.severity": "INFO",
    "verilog.rules.78.prefix": "DO254 CP1: ",
    "verilog.rules.79.prefix": "DO254 CP1: ",
    "verilog.rules.94.prefix": "DO254 CP1: ",
    "verilog.rules.100.prefix": "DO254 CP1: ",
    "verilog.rules.131.prefix": "DO254 CP1: ",
    "verilog.rules.128.severity": "WARNING",
    "verilog.rules.128.prefix": "DO254 CP14: ",
    "verilog.rules.130.severity": "WARNING",
    "verilog.rules.130.prefix": "DO254 CP14: ",
    "verilog.rules.169.severity": "WARNING",
    "verilog.rules.169.prefix": "DO254 CP14: ",
    "verilog.rules.8.severity": "ERROR",
    "verilog.rules.8.prefix": "DO254 SS2: ",
    "verilog.rules.16.severity": "ERROR",
    "verilog.rules.16.prefix": "DO254 SS2: ",
    "verilog.rules.40.severity": "ERROR",
    "verilog.rules.40.prefix": "DO254 SS2: ",
    "verilog.rules.166.severity": "WARNING",
    "verilog.rules.166.prefix": "DO254 DR2: ",
    "verilog.rules.167.severity": "WARNING",
    "verilog.rules.167.prefix": "DO254 SS20: ",
    "verilog.rules.167.parameters.limit": 0,
    "verilog.rules.27.severity": "INFO",
    "verilog.rules.27.prefix": "DO254 CP8: ",
    "verilog.rules.160.severity": "INFO",
    "verilog.rules.160.prefix": "DO254 CP8: "
}