See alsoThe benefits of early detection (webinars)Checking case statements in SystemVerilog (screencast)Multi-dimensional array and record checks in VHDL (screencast)Prefix all signals in an instantiation (legacy)Split Editor View (screencast)