See also
- Prefix all signals in an instantiation (legacy)
- How to code resets in Verilog (blog post)
- Verilog Assignments: blocking or non-blocking? (blog post)
- ANSI and Non-ANSI Port Declarations in Verilog (blog post)
- Sigasi's Software Development Kit Part 2 (legacy)