See alsoPrefix all signals in an instantiation (legacy)Everything You Need to Know About FSMs (news)ANSI and Non-ANSI Port Declarations in Verilog (blog post)Sigasi's Software Development Kit Part 2 (legacy)Sigasi's Software Development Kit Part 1 (legacy)