See alsoPrefix all signals in an instantiation (legacy)Configure include paths in Sigasi Visual HDL for Eclipse (screencast)Verification Frameworks - Break the Loop (webinars)Verification Frameworks - Webinar (news)Verilog Assignments: blocking or non-blocking? (blog post)