See alsoPrefix all signals in an instantiation (legacy)Configure include paths in Sigasi Visual HDL for Eclipse (screencast)Keep verification focused on real bugs (page)Reduce avoidable RTL churn (page)Scale Your Verification Without Losing Control (webinars)