See alsoPrefix all signals in an instantiation (legacy)Configure include paths in Sigasi Visual HDL for Eclipse (screencast)Verilog Assignments: blocking or non-blocking? (blog post)ANSI and Non-ANSI Port Declarations in Verilog (blog post)Sigasi's Software Development Kit Part 2 (legacy)