You can find more info in the manual.
See also
- Prefix all signals in an instantiation (legacy)
- Smart Indent for VHDL (screencast)
- Verilog Assignments: blocking or non-blocking? (blog post)
- ANSI and Non-ANSI Port Declarations in Verilog (blog post)
- Sigasi's Software Development Kit Part 2 (legacy)