See alsoAdd library and use clause for IEEE with Quick Fix (screencast)Prefix all signals in an instantiation (legacy)Quick fix incorrect trailing semicolons in VHDL port lists (screencast)Insights into FSM Design Practice (blog post)Signal Assignments in VHDL: with/select, when/else and case (blog post)