<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>RTL Quality on Sigasi</title><link>https://www.sigasi.com/tags/rtl-quality/</link><description>Recent content in RTL Quality on Sigasi</description><generator>Hugo</generator><language>en</language><lastBuildDate>Tue, 02 Jun 2026 00:00:00 +0000</lastBuildDate><atom:link href="https://www.sigasi.com/tags/rtl-quality/index.xml" rel="self" type="application/rss+xml"/><item><title>Sigasi Controls RTL Faster Than AI Can Generate It</title><link>https://www.sigasi.com/news/faster_than-ai-can-generate/</link><pubDate>Tue, 02 Jun 2026 00:00:00 +0000</pubDate><guid>https://www.sigasi.com/news/faster_than-ai-can-generate/</guid><description>&lt;p&gt;AI generates plausible RTL code very fast. But in RTL development, generated code still has to be validated, understood, and reviewed in full project context. No other tool is fast enough to control AI generated code at interactive speed.&lt;/p&gt;</description></item><item><title>Sigasi, your first line of defense</title><link>https://www.sigasi.com/news/ai-blog/</link><pubDate>Tue, 28 Apr 2026 00:00:00 +0000</pubDate><guid>https://www.sigasi.com/news/ai-blog/</guid><description>&lt;p&gt;A recent &lt;a
 style="white-space: nowrap;"
 href="https://gptzero.me/news/neurips/"
 
 target="_blank"
 
 &gt;GPTZero investigation&amp;nbsp;&lt;span uk-icon="icon: sign-out; ratio: 0.7"&gt;&lt;/span&gt;&lt;/a&gt; should make &lt;strong&gt;every&lt;/strong&gt; engineer pause. They scanned 4,841 accepted NeurIPS 2025 papers and reported &lt;strong&gt;100+ confirmed hallucinated citations&lt;/strong&gt; spread across 50+ papers; issues that slipped past “3+ reviewers” per paper.&lt;/p&gt;</description></item><item><title>AI in Chip Design - Webinar</title><link>https://www.sigasi.com/news/ai/</link><pubDate>Sun, 26 Apr 2026 00:00:00 +0000</pubDate><guid>https://www.sigasi.com/news/ai/</guid><description>&lt;p&gt;In this webinar, you&amp;rsquo;ll learn how Sigasi&amp;rsquo;s approach allows you to safely integrate AI in Chip Design. A must watch for engineers that want to go faster by using AI but don&amp;rsquo;t want to take the risks associated with AI.&lt;/p&gt;</description></item><item><title>AI in RTL Development</title><link>https://www.sigasi.com/news/ai-is-probabilistic/</link><pubDate>Wed, 08 Apr 2026 00:00:00 +0000</pubDate><guid>https://www.sigasi.com/news/ai-is-probabilistic/</guid><description>&lt;p&gt;AI assistants and agents can generate RTL fast. But in chip design, generated code still has to be reviewed, validated, and understood in full project context before it can move forward.&lt;/p&gt;</description></item></channel></rss>